NOMENCLATURE

Ψ(x, y)
Electrostatic potential (with respect to ϕ fn in the source end).
Electron quasi-Fermi potential (= 0 at the source end). Inversion-charge areal density. β 1 (β 1s , β 1d ) Intermediate constant (β 1s and β 1d are its values at the source and drain ends, respectively). β 2 (β 2s , β 2d ) Intermediate constant (β 2s and β 2d are its values at the source and drain ends, respectively).
E xs
Lateral electric field at the oxide-silicon interface.
C ox
Gate oxide capacitance per unit area. t ox Gate oxide thickness. ε, ε ox Silicon permittivity, gate oxide permittivity. µ 0 Model parameter: base mobility in the absence of any velocity saturation.
W fin
Fin width (i.e., distance between the closest edges of the front and back gate oxides). L Metallurgical channel length.
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I DS Drain current. I DS0 Drain current in the absence of any velocity saturation effects. E sat Model parameter: lateral electric field at the onset of velocity saturation. ∆L Extent of channel length modulation (CLM).
I. INTRODUCTION
I
N THE PAST few decades, semiconductor technology has successfully continued forth with the conventional scaling approach to shrink devices. However, technology scaling of the conventional MOSFET is reaching a point where there are numerous issues with it going forward, and any suggested work-around has some other problem linked to it. As a result, alternate structures have been studied for quite a while now. One such structure is the double-gate MOSFET (DGFET), a practical realization of which is via the double-gate FinFET. DGFETs are more amenable to scaling compared with the conventional MOSFETs by virtue of their better electrostatics [1] , [2] . Also, as devices shrink, adjusting their threshold voltage by doping the channel is not an acceptable option because doping presents problems like random dopant fluctuations and also degrades the channel mobility. Hence, it is of special interest to model undoped DGFETs. A DGFET with identical material and thickness for the front and back gate electrodes and dielectric is called a symmetric DGFET (SDGFET).
There have been many efforts to model the drain current for DGFETs. In [3] , [4] charge sheet models were used, whereas in [4] - [12] , and [28] , a constant mobility was assumed. References [3] and [13] considered velocity saturation effects by using the Caughey-Thomas model [17] or its variants with exponent n = 1 (the variants (e.g., [14] ) differing in the way the critical electric field E c relates to v sat , but all of them, nevertheless, using an exponent n = 1). In [15] , which used the velocity saturation model as described in [16] , the Caughey-Thomas model with exponent n = 2 was used; however, the spatial variation of the driving electric field was not retained in the core model formulation. To the authors' best knowledge, there has been no work done on modeling velocity saturation effects in DGFETs by using the Caughey-Thomas model with exponent n = 2, where velocity saturation effects are included as an integral part of the model derivation. The key novelty in this paper is that the spatial variation of the lateral electric field driving the velocity saturation effect is represented accurately in the core model derivation. Hence, our model is expected to be physically more accurate, particularly for shorter channel 0018-9383/$25.00 © 2008 IEEE devices where velocity saturation effects are significant, and this is discussed in Section VI.
Using an exponent n = 2 has been found to yield a better match with experimental data for n-channel devices [18] . Furthermore, it has been suggested [19] that using an exponent n = 1, or any odd number, would yield a model that would fail the Gummel symmetry test at V DS = 0. Because of this, some models use n = 2 for conventional MOSFETs for n-and p-channel devices [20] , [16] (Gildenblat et al. [16] actually use an adjusted form of the Scharfetter-Gummel model for velocity saturation which simplifies to the Caughey-Thomas model with n = 2, except that the saturation velocity parameter v sat becomes bias dependent in the case of p-channel devices). Even though efforts after [17] such as the Canali model [21] have found a good experimental fit using fractional values for exponent n between one and two, their work showed that the exponent n increases (toward two) at temperatures higher than room temperature. Then, considering the fact that fractional exponents are hard to accommodate in a compact model derivation and that the operating temperatures, specifically of highspeed devices, are higher than room temperature, and that the Caughey-Thomas exponent is usually not a temperature-scaled parameter in compact models, this lends further justification for modeling velocity saturation using an exponent n = 2 in a compact model.
Threshold-voltage-based models are not very physical [16] , and charge sheet models are not very valid in ultrathin DGFETs as they fail to model phenomena such as volume inversion [5] . Hence, in this paper, we develop an inversion-charge-based drain current model. We do this by solving for the drain current (I DS ) of an undoped/lightly doped SDGFET under the gradual channel approximation (GCA), considering the intrinsic portion of the device. We have focused on mobility degradation due to velocity saturation, and other mobility degradation effects, such as that due to the vertical field, have not been considered in this paper.
Finally, we present
, and g DS -V d comparisons between our model and 2-D device simulation results. We also show Gummel symmetry compliance [19] of our model.
II. BASIC FORMULATION
The schematic of the intrinsic portion of an n-channel SDGFET is shown in Fig. 1 . Under the GCA and neglecting the body doping term, the 1-D Poisson equation can be written as
Proceeding as in [5] , this can be solved to yield where β 1 is a state variable and is the same as β in [5] . It is related to the inversion-charge areal density
and β is given by
Note that (2) is the same as [5, eq. (4)]. Using (2), we can, in principle, determine β 1 at the source and drain ends by setting ϕ fn = 0 and ϕ fn = V DS , respectively. We will refer to these as β 1s and β 1d , respectively. An approximated form of (2) is [13] f (β 1 ) = 0
Recently, there have also been closed-form approximate solutions to (2) [29] . Now, in the drift-diffusion model, the drain current per unit fin height is
We model velocity saturation effects by using the Caughey-Thomas model [17] with exponent n = 2 as
In (7), we choose to model the driving field E x as being the lateral field at the oxide-silicon interface E xs . This is not unreasonable because, even though charge sheet models (2) and (9) using a constant I DS step size (with and without the approximation stated in the first paragraph of Section III).
are invalid in DGFETs [5] and there is nonnegligible current flowing even far from the oxide-silicon interface, the current at the interface is still dominant (except in the subthreshold regime [22] where the leakiest path is along the fin center. However, as we will see, our model predicts the current quite well in the subthreshold regime also). From the 1-D Poisson solution, one can easily show that
Using (8) in (7) and proceeding on the same lines as in [5] , we finally get (9) , shown at the bottom of the page.
The limiting case of (9) for the constant mobility case (for v sat = ∞) can be recognized as the exact same equation derived in [5] , which had considered mobility to be constant. Equations (2) and (9) are the key equations in our approach. An I d -V d plot generated by numerically solving (2) and (9) in Scilab [23] by ramping I DS is shown in Fig. 2 .
Equation (9) is not easily integrable, so we make some approximations in order to proceed.
III. APPROXIMATIONS
In (9), let us denote the (1 + β 1 tan β 1 )/β 1 term by t 12 . If this term t 12 is multiplied by 1 − ((tan β 1 − β 1 )/(2 + β 1 tan β 1 ) tan β 1 ), then the analytics becomes simpler. Before proceeding with the simplified analytics, the origin and justification of this approximation is explained first. 
A. Origin and Justification of the Approximation
In (9), there is a maximum value of I DS beyond which the integrand becomes imaginary. This extreme point is the limit of validity of the model. The limiting V DS that causes this extremum is V DSat .
By setting the integrand in (9) to zero, the limiting I DS (I DS max ) is obtained as
.
The second term in (10) can be rewritten as
Compare this to
f 1 (β) and f 2 (β) are shown in Fig. 3 . We see a reasonably good match, with a maximum error of about 10% and an average error of about 6%. This approximation is equivalent to making the approximation that is stated in the first paragraph of Section III. As a further validation of this approximation, the I d -V d plots have been regenerated using Scilab by numerically solving (2) and (9) but, this time, using this approximation, and they are shown in Fig. 2 . We can clearly see a very close match.
B. Use of the Approximation
By using this approximation, (9) can be simplified as
where we have changed from the state variable β 1 to β 2 that is given by
Equation (13) is still not easily integrable, and we need to make further approximations. Making the approximation that the second term in the integrand 1/C 2 ox v 2 sat is small, this can be integrated to get
where
The drain current I DS expression can then be derived by setting x = L/2 in (15) and β 2 = β 2d in the expressions for a 1 and a 2 in (16) (and calling them a 1d and a 2d , respectively) . We get
where I DS0 is the current in the absence of velocity saturation (constant mobility current). I DS in (18) can be further simplified by considering that the second term in the square root is small (meaning large v sat ). We then get Furthermore, the first logarithm term in a 2 in (16) is negligible. Thus, a 1d and a 2d can be written as
The ratio of the dominant (retained) terms and the neglected terms [in arriving from (16) to (21) ] is shown in Fig. 4 for a L = 30-nm, W fin = 10-nm, and t ox = 1-nm device. As can be clearly seen, the approximation is quite valid.
Equations (19)- (21) are the final drain current equations in our model.
IV. DRAIN SATURATION VOLTAGE V DSat
To find V DSat , we first model the drift component. For this, we follow the same approach as described in the previous sections, except that we only consider the drift component I drift DS (as also done in MOS Model 11 [24] ), and we make the approximation [in the equation that is equivalent to (9) ] that I drift DS is spatially constant, which is a valid approximation in strong inversion because majority of the current is then due to drift. We then set ∂I drift DS /∂V DS = 0. By doing so, we get
For a given V GS , the quantities β 1s and β 2s can be calculated in order by using (2) and (14), respectively, and (22) can then be solved in closed form for β 2dsat , from which V DSat can be calculated in closed form by using (5) and (14) .
Having found V DSat , a V DSeff can be defined [20] in order to smoothly vary between the transition regions and limit V DS at V DSat when it exceeds V DSat
where AX is a model parameter.
V. CHANNEL LENGTH MODULATION (CLM)
To model CLM in the post-velocity saturation regime, we have used an approach that is similar to that of Ko et al. [25] and Taur and Ning [18] and applied it to a DGFET. The CLM expression is
In our model implementation, in (25), we replaced the V DSat term with V DSeff as defined in (24) in order to have a nonzero ∆L only when
VI. COMPARISON WITH DEVICE SIMULATIONS
Two-dimensional device simulations were done on an n-channel SDGFET by using Synopsis Sentaurus Device [26] . The device structure was created with abrupt source-and drainbody junctions. The body was lightly doped at 10 15 cm
−3
p-type, and the source and drain regions were kept short in length and were doped at 10 19 cm −3 n-type. In order to focus on just the mobility degradation due to the lateral field, other models were disabled, such as vertical-field mobility degradation, doping-dependant mobility, etc. Recombination-generation models, quantum-mechanical models, etc., were also turned off. A midgap work function with a zero barrier with respect to intrinsic silicon was used for the gate electrode, and the basal mobility was downgraded to 300 cm 2 /V · s in order to emulate realistic vertical-field-degraded mobilities. Default values were used for all the other parameters. Thus, the saturation velocity and the Caughey-Thomas exponent used by the device simulator were 1.07 × 10 7 cm/s and 1.11, respectively. Device simulations were done for two channel lengths, namely, 1) L g = 100 nm, W fin = 10 nm, and T ox = 1 nm and 2) L g = 200 nm, W fin = 10 nm, and T ox = 1 nm, and the results were compared with the analytical model. The gate oxide thicknesses have been chosen to reduce 2-D field effects, such as DIBL, since these effects have not been incorporated in the core model formulation.
A comparison of various models, including our model, is shown in Fig. 5 . In doing this comparison, the various analytical models used the same parameter values as those used in the device simulations. In all the models shown in that figure, the drain current was clamped at the point of zero slope (I DSat ), simply by detecting the onset of droop in I DS . It was not done by using (24) in order to avoid ambiguities related to extracted parameters (such as the proper value of AX to use), when drawing conclusions from the comparison. The clamping was done in order to avoid the unphysical negative output conductance that is otherwise visible in all the models (which is a known result [20] , [30] when modeling velocity saturation), and one should interpret the models only until the point of zero slope and not beyond that. In Fig. 5 , the curves labeled [13] are based on [13, eq. (20) 145) ] with T HESAT G = 0 and G ∆L = 1). As can be seen from Fig. 5 , compared to the PSPFinFET model (which is, to the best of our knowledge, the only other DGFET model besides our model which assumes n = 2 in the velocity saturation model), our model curves are closer to the n = 1.11 device simulation curves. Furthermore, this difference is more pronounced for the shorter channel length device where velocity saturation effects are more significant. Also, compared to the PSP-FinFET model curves, our model curves are closer to the n = 2 device simulation curve, thereby being in agreement with the underlying premise of n = 2 in the model formulation. It can also be seen that the curves for the model developed in [13] are closer to the n = 1.11 device simulation curves when compared to our model. This is an expected result because a value of n = 1 was assumed in [13] , which is closer (than the value of n = 2 as used by us) to the default n = 1.11 used in the device simulator. However, as stated before, a model developed by using n = 1 would not be Gummel symmetric at V DS = 0, and this has been verified by us for the model developed in [13] .
A sampling of E sat = 9.7 × 10 6 V/cm, and AX = 2.51 for the 200-nm device. The extracted values for µ 0 , v sat , and AX are used in the respective analytical model curves shown in Figs. 6-9. For the remaining parameters, the analytical model uses a fixed ∆ϕ = 0 V (same as that used in the device simulations) and a fixed value for the CLM parameter E sat = 4.3 × 10 6 V/cm (namely, the one extracted for the 100-nm device) for both channel length devices. The extracted basal mobilities are thus not far from the value of 300 cm 2 /V · s used in the device simulator. Moreover, as can be seen from Figs. 6-9, the analytical versus device simulation matching is very good.
Last, Gummel symmetry compliance of our model was tested by following the procedure described in [19] . As expected, our model is symmetric, and the results are shown in Fig. 10 .
VII. CONCLUSION
A single-equation (i.e., not piecewise) drain current model considering velocity saturation has been developed for an undoped or lightly doped SDGFET based on the drift-diffusion transport mechanism, using an exponent n = 2 for velocity saturation as an integral part of the model derivation. The model is inversion charge based, is valid in subthreshold as well as in above threshold, and is symmetric about the V DS = 0 point. Analytical versus 2-D device simulation comparisons were done, and a very good match was found.
From a compact-model implementation standpoint, terminal charge calculations also need to be formulated for quasi-static ac analysis. Also, additional physical effects, such as 2-D field effects (DIBL), quantum effects, vertical-field mobility degradation effects, etc., need to be incorporated into it in order to build a complete compact model. 
